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Interactive Resolution of Encoding Conflicts in
Asynchronous Circuits Based on STG Unfoldings
Agnes Madalinski Victor Khomenko Alex Yakovlev
Abstract— The synthesis of asynchronous circuits from STGs
involves the resolution of encoding conflicts by means of refining
the STG specification. The refinement process is generally done
automatically using heuristics and offers little or no feedback
to the designer making it difficult to intervene. Better synthesis
solutions are obtained by involving human knowledge into the
process. A framework is presented for an interactive refinement
aimed to help the designer. It is based on the visualisation of
several types of conflict cores, showing the cause of the encoding
conflicts, which are presented at the level of finite and complete
prefixes of the STG unfolding.
Index Terms— Logic synthesis, complete state coding, CSC
conflict, normalcy, asynchronous circuits, signal transition graph,
STG, Petri net unfolding.
I. INTRODUCTION
S IGNAL Transition Graphs, or STGs [1], [2], are widelyused for specifying the behaviour of asynchronous control
circuits. They are interpreted Petri nets in which transitions are
labelled with the rising and falling edges of circuit signals.
The key steps in this method are the generation of a state
graph, which is a binary encoded reachability graph of the
underlying Petri net, and deriving Boolean equations for the
non-input signals via their next-state functions obtained from
the state graph.
During the logic synthesis, resolution of encoding conflicts
is a fundamental problem. The implementability of the STG,
as well as the complexity, monotonicity and robustness of
the derived functions depends on this. The resolution process
is generally done automatically using heuristics and it can
often produce sub-optimal solutions. Manual intervention by
the designer may be required to obtain optimal solutions.
This is particularly critical for interface controllers [2], which
determin the performance of the whole system. According to a
practising designer [3], a synthesis tool should offer a way for
the user to understand the characteristic patterns of a circuit’s
behaviour and the cause of each encoding conflict, in order to
allow the designer to manipulate the model interactively.
At the level of the STG model the states are represented by
markings; however, at the circuit level only the corresponding
binary codes are represented. An encoding conflict may arise
A. Madalinski and A. Yakovlev are affiliated with School of Electrical,
Electronic and Computer Engineering, University of Newcastle upon Tyne,
UK. Their research is supported by the EPSRC grant GR/S12036 (STELLA).
E-mail: {A.A.Madalinski,Alex.Yakovlev}@ncl.ac.uk
V. Khomenko is a Royal Academy of Engineering/EPSRC Post-Doctoral
Research Fellow. He is affiliated with School of Computing Science, Uni-
versity of Newcastle upon Tyne, UK. His research is supported by Royal
Academy of Engineering/EPSRC grant EP/C53400X/1 (DAVAC).
E-mail: Victor.Khomenko@ncl.ac.uk
dtack−
dsr+
lds−
d−ldtack−
ldtack+
lds+ dtack+ dsr−d+
(a) STG
1M
10110 10110
01111
11111
10111
ldtack+
2M
10100
dsr+dtack−
dtack−
1001000010
01000
01010
1000000000
lds− lds−
ldtack−ldtack−
lds−
dtack−
ldtack−
dsr+
d+
d− dsr− dtack+
lds+
dsr+
0011001110
conflict
CSC
(b) state graph
e1 e2 e5 e6e3
e8 e10
12e
2C
e7
e11
e4
e9
lds+ d+ dtack+ d−dsr+ ldtack+
core
dsr+
lds+C 1 dsr−
csc+
csc−
lds−
ldtack−
dtack−
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[lds] = csc ·dsr+d [lds] = dsr · (lds+ ldtack)+d
[dtack] = d [dtack] = dtack · lds+d
[d] = dsr ·d+ ldtack · csc [d] = ldtack ·dsr · lds
[csc] = csc ·d+ ldtack
(d) signal insertion (e) concurrency reduction
inputs: dsr, ldtack; outputs: lds,d,dtack; internal: csc
Fig. 1. VME bus controller: read cycle (the order of signals in the binary
encodings is: dsr, ldtack, dtack, lds, d, csc).
when two semantically different states of an STG have equal
binary codes and hence are indistinguishable at the circuit
level. More precisely, two distinct reachable states of an STG
are in Unique State Coding (USC) conflict if they are assigned
the same binary codes; they are in Complete State Coding
(CSC) conflict if in addition different sets of output signals
are enabled at them. An STG satisfies the USC/CSC property
if no two of its reachable states are in USC/CSC conflict.
The absence of CSC conflicts is a necessary condition for the
implementability of the STG [1], [2]. Fig. 1(b) shows the state
graph of the STG in Fig. 1(a) with a CSC conflict between
states M1 and M2.
Another type of encoding conflict is defined by the property
of normalcy [4], which is a necessary condition for an STG to
be implementable as a logic circuit built of monotonic gates
(perhaps, with output inverters). Such a circuit does not use
inverters (which are assumed to have negligible delays [2]) at
the gate inputs in order to guarantee the absence of hazards.
Formally, an STG satisfies the positive normalcy (p-normalcy)
(respectively, negative normalcy (n-normalcy)) condition w.r.t.
an output signal z if for every pair of reachable states s′ and s′′
such that the encoding of s′ is not smaller (as a bitvector) than
the encoding of s′′, the value of the next-state function of z
at s′ is not smaller (respectively, not greater) than that at s′′.
An STG is normal if each output signal is either p-normal or
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n-normal. Note that normalcy implies CSC [4].
In this paper, a framework for visualisation and resolution of
encoding conflicts is presented. It extends [5] by incorporating
a wider class of encoding conflicts and the use of concurrency
reduction in addition to signal insertion for resolving them. It
is based on visualisation of cores, i.e., sets of transitions ‘caus-
ing’ one or more encoding conflicts, enabling the designer to
comprehend their cause. It works on the level of a finite and
complete prefix of the STG unfolding and avoids the explicit
enumeration of encoding conflicts.
A finite and complete unfolding prefix [6] of an STG is a
finite acyclic net which implicitly represents all the STG’s
reachable states together with transitions enabled at those
states. Intuitively, it can be obtained through unfolding the
STG, by successive firings of transitions, under the following
assumptions: (a) for each new firing a fresh transition (called
an event) is generated; (b) for each newly produced token a
fresh place (called a condition) is generated. The unfolding
is infinite whenever the STG has an infinite run; however, if
the STG has finitely many reachable states then the unfolding
eventually starts to repeat itself and can be truncated (by
identifying a set of cut-off events beyond which it is not
generated) without loss of information, yielding a finite and
complete prefix.
Complete prefixes are often exponentially smaller than the
corresponding state graphs, especially for highly concurrent
Petri nets, because they represent concurrency directly rather
than by multidimensional ‘diamonds’ as it is done in state
graphs. For example, if the original Petri net consists of 100
transitions which can fire once in parallel, the state graph will
be a 100-dimensional hypercube with 2100 nodes, whereas the
complete prefix will coincide with the net itself. Therefore,
unfolding prefixes are well-suited for both visualisation of
an STG’s behaviour and alleviating the state space explosion
problem. The experiments conducted in [7]–[9] have shown
that for practical STGs unfolding prefixes are often much
smaller than the corresponding state spaces. This can be
explained by the fact that practical STGs usually contain a lot
of concurrency but relatively few choices, and thus the prefixes
are in many cases not much bigger then the STGs themselves.
As a result, unfolding-based methods had a clear advantage
over the BDD-based techniques both in terms of memory
usage and running time. Such methods are also advantageous
for interactive procedures and manual interventions based on
visualisation.
The resolution of encoding conflicts by signal insertion is
illustrated in Fig. 1(c), where the new signal csc is helping
to distinguish between the states involved in the encoding
conflict. (Intuitively, insertion of signals introduces additional
memory into the circuit, helping to trace the current state.)
It was inserted concurrently to existing transitions in order to
minimise the latency, and in such a way that the ‘external’
behaviour of the STG does not change. Alternatively, the
encoding conflict can be solved by reducing the concurrency
between lds− and dtack− (as shown by the dashed arc in
Fig. 1(c)) so that state M1 is removed from the reachability
graph shown in Fig. 1(b), which in turn resolves the encoding
conflict. The logic equations corresponding to these solutions
are shown in Fig. 1(d,e).
Based on the concept of cores a refinement procedure is
also presented. It involves the transformation of the STG into
a conflict free one either by the introduction of auxiliary
signals or by concurrency reduction, exploring thus a larger
design space. A manual refinement is used with the aim of
obtaining an optimal solution within the design constraints.
The refinement involves the analysis of encoding conflicts by
the designer, who can choose an appropriate transformation.
The method can also work in a completely automatic or
semi-automatic manner, making it possible for the designer
to see what is happening and intervene at any stage during
the encoding conflict resolution process. The proposed method
has been implemented in the CONFRES tool [10].
II. REPRESENTATION OF ENCODING CONFLICTS
At the level of unfoldings, CSC conflicts can be compactly
represented using conflict cores [5]. This paper extends that
technique to other classes of encoding conflicts.
Due to its structural properties (such as acyclicity), the
reachable states of an STG can be represented using configura-
tions of its unfolding. A configuration C is a downward-closed
set of events (being downward-closed means that if e∈C and f
is a causal predecessor of e then f ∈ C) without structural
conflicts (i.e., for all distinct events e, f ∈ C, there is no
condition c in the unfolding such that the arcs (c,e) and (c, f )
are in the unfolding). For example, in Fig. 2(b) {e1,e3,e4}
is a configuration whereas {e1,e2,e3,e4} and {e3,e4} are not
(the former includes a structural conflict between the events e1
and e2, while the latter does not include e1, a causal prede-
cessor of e3 and e4). Intuitively, a configuration is a partial-
order execution, i.e., an execution where the order of firing
of concurrent events is not important; e.g., the configuration
{e1,e3,e4,e6,e8} corresponds to the following three totally
ordered executions: e1e3e4e6e8, e1e4e3e6e8 and e1e4e6e3e8.
A. Encoding conflicts in a prefix
Encoding conflicts can be classified as USC, CSC, p-
normalcy or n-normalcy conflicts. Let two states be in an
X conflict, where X is either USC, CSC, p-normalcy or n-
normalcy. An X conflict can be represented as an unordered
X conflict pair of configurations 〈C1,C2〉 whose final states are
in an X conflict. For example, in Fig. 1(c) 〈C1,C2〉 is a CSC
conflict pair. In [6], [8] two techniques for detecting USC,
CSC and normalcy conflicts (based, respectively, on integer
programming and SAT) were proposed. Essentially, they allow
for efficiently finding such conflict pairs in STG unfolding
prefixes.
The set of all X conflict pairs may be quite large, e.g., due to
the following ‘propagation’ effect: if 〈C1,C2〉 is an X conflict
pair and C1 and C2 can both be expanded by the same event e,
then 〈C1∪{e},C2∪{e}〉 is often an X conflict pair as well.
For example, in Fig. 2(c) 〈{a+0 },{a+0 ,b+0 ,b+1 ,b−0 ,b−1 }
〉
is a
CSC conflict pair, and adding, e.g., the event labelled c+0 to
both these configurations leads to a new CSC conflict pair〈
{a+0 ,c
+
0 },{a
+
0 ,b
+
0 ,b
+
1 ,b
−
0 ,b
−
1 ,c
+
0 }
〉
. Therefore, it is desirable
to reduce the number of conflict pairs which need to be
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Fig. 2. Visualisation examples of X cores.
considered as follows. An X conflict pair 〈C1,C2〉 is called
concurrent if C1 *C2, C2 *C1 and C1∪C2 is a configuration.
Below is a slightly modified version of propositions proven
in [6].
Proposition 1: Let 〈C1,C2〉 be a concurrent X conflict pair.
Then C =C1∩C2 is a configuration such that 〈C,C1〉 or 〈C,C2〉
is an X conflict pair.
Thus concurrent X conflict pairs are ‘redundant’ and should
not be considered. The remaining X conflict pairs can be
classified as follows:
X conflicts of type I are such that either C1 ⊂C2 or C2 ⊂
C1 (i.e., configurations C1 and C2 are ordered).
X conflicts of type II are such that C1 \C2 6= /0 6= C2 \C1
and there exist e′ ∈C1 \C2 and e′′ ∈C2 \C1 such that
e′ and e′′ are in structural conflict.
An example of a type I CSC conflict is illustrated in
Fig. 1(c) and an example of a type II p-normalcy conflict for
signal c is illustrated in Fig. 2(b).
The following notion is crucial for the resolution approach
proposed in this paper.
Definition 1 (X core): Let 〈C1,C2〉 be an X conflict pair.
The corresponding X conflict set is defined as C S = C1△C2,
where △ denotes the symmetric set difference. C S is an
X core if it cannot be represented as the union of several
disjoint X conflict sets. An X conflict set is of type I/II if the
corresponding X conflict pair is of type I/II, respectively. ♦
For example, in Fig. 2(a) the CSC conflict sets C S 1 and C S 2
are CSC cores, whereas C S 3 is not, because C S 3 = C S 1∪C S 2.
The CSC core corresponding to the CSC conflict pair shown
in Fig. 1(c) is {e4− e8,e10,e12}. (Note that for an X conflict
pair 〈C1,C2〉 of type I, such that C1 ⊂C2, the corresponding
X core is simply C2 \C1.) The type II p-normalcy conflict
core for signal c in Fig. 2(b) corresponding to the p-normalcy
conflict pair 〈{e2},{e1,e4}〉 is {e1,e2,e4}.
Every X conflict set C S can be partitioned into C1 \C2 and
C2 \C1, where 〈C1,C2〉 is an X conflict pair corresponding
to C S . Moreover, if C S is of type I then one of these
partitions is empty, while the other is C S itself. In this
case Code(C2 \C1) = Code(C2)−Code(C1), where C1 ⊂C2.
If 〈C1,C2〉 is a type II conflict pair then Code(C2 \C1) =
Code(C2)−Code(C1∩C2).
Important properties of X conflicts are described below:
USC/CSC conflict: Code(C1 \C2) = Code(C2 \C1), and if
C S is of type I then Code(C S) = 0. This suggests
that C S can be eliminated, for example, by the
introduction of an auxiliary signal, in such a way
that one of its transitions is inserted into C S , as this
would violate the stated property, as illustrated in
Fig. 1(c).
Normalcy conflict: Code(C1 \C2) R Code(C2 \C1) and
if C S is of type I then Code(C S) R 0, where
R ∈ {≤,≥}. An example of a type II p-normalcy
core for signal c is presented in Fig. 2(b). Note that
if the encodings are equal then C S corresponds to
a CSC conflict. To resolve the conflicts caused by
C S the encodings must be made incomparable. This
can be done, for example, by the introduction of
an auxiliary signal, in such a way that one of its
transitions with the appropriate polarity is inserted
into C S , as this would violate the stated property, as
illustrated in Fig. 4.
It is often the case that the same X conflict set corresponds
to different X conflict pairs. For example, the STG of the
unfolding prefix shown in Fig. 2(c) has four concurrent
branches with a CSC core in each of them. Due to the above
mentioned ‘propagation’ effect, there are altogether 888 CSC
conflict pairs, a full list of which is clearly too long for the
designer to cope with. Despite this, there are only four CSC
cores, as shown in Fig. 2(c). (Note that there are 15 CSC
conflict sets, which can be obtained by uniting these cores.)
B. Visualisation of encoding conflicts
The visualisation of encoding conflicts is based on showing
the designer the X cores in the STG’s unfolding prefix. Since
every element of an X core is an instance of the STG’s
transition, the X cores can be easily mapped from the prefix to
the STG, and thus unfolding prefixes can be used for choosing
an appropriate STG transformation. X cores are crucial for
the resolution of X conflicts: eliminating a core results in
eliminating all the associated X conflicts.
X conflicts can be visualised by X cores. However, certain
normalcy violations admit a simpler visualisation. In partic-
ular, sometimes it is possible to use simple heuristics based
on triggers (i.e., transitions firing of which can enable a given
signal) to establish a normalcy violation for a non-input signal.
Thus, showing the triggers involved would be another type
of visualisation. The visualisation of normalcy conflicts is
described in detail below.
It is often the case that X cores overlap. In order to minimise
the number of transformations, and thus the area and latency
of the circuit, it is advantageous to transform a specification in
such a way that as many cores as possible are eliminated. That
is, a transformation should be performed at the intersection of
several cores whenever possible.
To assist the designer in exploiting X core overlaps, another
key feature of our method, viz. the height map showing
the quantitative distribution of the X cores, is employed in
the visualisation process. The events located in X cores are
highlighted by shades of colours. The shade depends on the
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Fig. 3. Visualisation of normalcy violations.
altitude of an event, i.e., on the number of cores to which
it belongs. (The analogy with a topographical map showing
altitudes may be helpful here.) The greater is the altitude, the
darker is the shade. ‘Peaks’ with the highest altitude are good
candidates for transformation, since they correspond to the
intersection of maximum number of cores. The height map
corresponding to the cores in Fig. 11(a) is shown in Fig. 11(b).
Peaks with the highest altitude are labelled with ‘A4’, which
corresponds to the overlap of four cores.
Normalcy conflicts visualisation
In [7], [8], when checking the normalcy, a hypothesis about
the normalcy type of each output and internal signal is made. It
is based on the triggers of the events labelled by such a signal.
If a z-labelled event has triggers with the same (respectively,
opposite) sign as the event itself then a hypothesis is made
that z is p-normal (respectively, n-normal).
With the exception of certain pathological cases (e.g., when
some signal is set at the beginning and is never reset), for
each output or internal signal at least one such hypothesis
can be made. However, it is sometimes possible to make
contradictory hypotheses. In such a case the STG is not
normal. Furthermore, the violation of CSC implies a violation
of normalcy. Thus, normalcy violations can be caused by the
following factors:
Different triggers If an event has triggers with different
signs, then the corresponding signal is neither p-
normal nor n-normal, see Fig. 3(a).
Contradictory hypotheses Contradictory hypotheses based
on triggers can be made about the normalcy type of a
signal, so the signal is neither n-normal nor p-normal.
This is the case if a signal transition has triggers with
the same sign (which means that the signal cannot
be n-normal) whilst another instance of this signal
has triggers with the opposite sign (i.e., the signal
cannot be p-normal), see Fig. 3(b).
CSC conflict There is a CSC conflict.
Hypothesis verification If none of the above holds, the
hypotheses about the normalcy type of each signal
are verified using the definition, see Fig. 3(c).
Hence normalcy violations can be visualised by either high-
lighting events together with their triggers (see Fig. 3(a,b)),
CSC cores, or normalcy cores, where the transition instances
transformation notation
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corresponding to signals x such that Codex(C S) = 0 are faded
out. Moreover, events corresponding to signals for which
the normalcy core is built are drawn as patterned bars. For
example, in the type I core shown in Fig. 3(c) Codea(C S) = 0,
and so a is faded out.
III. RESOLUTION OF ENCODING CONFLICTS
X conflicts can be efficiently resolved by adding auxiliary
signals and by concurrency reduction. Usually concurrency
reduction leads to smaller circuits compared to signal insertion,
and it may also be the case that the resulting circuit is
faster due to simplification of the gates. Thus, even though
the system manifests less concurrency, it might be actually
faster due to the events taking less time to fire. On the other
hand, there are situations when signal insertion produces better
solutions. A combined framework is presented in this paper,
which uses both signal insertion and concurrency reduction
to eliminate cores and the associated encoding conflicts. This
allows to explore a larger design space.
A. Core elimination: a general approach
The resolution of encoding conflicts depends on their type.
In the case of normalcy violations it is necessary to make
Code(C1 \C2) and Code(C2 \C1) incomparable, whereas in
the USC/CSC violations it is necessary to make Code(C1 \C2)
and Code(C2 \C1) distinct.
The strategies for eliminating X cores using signal insertion
are shown in Fig. 4. Recall that each core can be partitioned
into C1 \C2 and C2 \C1. If the encodings of C1 \C2 and
C2 \C1 are equal then they must be made distinct by adding
a transition into the core (its polarity is not important). In
Fig. 4(a), the USC/CSC core C S = {a+,b+,a−,b−} can be
eliminated by adding a transition into the core, which makes
the conflicting states corresponding to C1 and C2 distinct.
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A normalcy core can be eliminated by incorporating a
transition with a negative (respectively, positive) polarity into
the part with the greater (respectively, smaller) encoding. If the
normalcy core is of type I then one of these parts is empty, and
the other is the core C S . Thus, if Code(C S) > 0 (respectively,
Code(C S) < 0) then a transition with a negative (respectively,
positive) polarity is added. The polarity is important, because
the additional bit of the encoding corresponding to the newly
inserted signal should make the encodings incomparable,
eliminating thus the core. The elimination of normalcy cores
is schematically illustrated in Fig. 4(b): adding a transition x−
into the type I core C S = {a+,b+,c+,d+} makes the encod-
ings of C1 \C2 and C2 \C1 incomparable. In type II normalcy
cores either a negative auxiliary transition is added in the
partition with the greater encoding or a positive auxiliary tran-
sition is added in the partition with the smaller encoding. Note
that if Code(C1 \C2) < Code(C2 \C1) in an n-normalcy core
for a signal z than Nxtz(C1) < Nxtz(C2), and consequentially,
if Code(C1 \C2) < Code(C2 \C1) in a p-normalcy core for
a signal z than Nxtz(C1) > Nxtz(C2). Moreover, the polarity
of the inserted transitions should be such that the trigger-
based hypotheses made about the normalcy type of the newly
inserted signal are consistent.
When modifying an STG to resolve encoding conflicts,
an important restriction is that the performed transformations
must not ‘delay’ any input signal transition. The reason is that
this would impose constraints on the environment which were
not present in the original STG, making it ‘wait’ for some
signal.
B. Signal insertion
Possible signal insertions (either sequential or concurrent)
are shown in the first three parts of Table I. The sequential
signal insertion ‘splits’ an existing transition and inserts a new
transition either before or after it, and the concurrent insertion
inserts a new transition concurrently to at least one existing
transition (optionally, tokens are added into one of the newly
created places to ensure that w has not become dead).
It is important to preserve the consistency when a new signal
is inserted into the STG. An STG is consistent if, for every its
signal z, the following two conditions are satisfied: (i) the first
occurrence of z in the labelling of any firing sequence of the
STG has the same sign (either rising of falling); and (ii) the
transitions corresponding to the rising and falling edges of z
alternate in any firing sequence of the STG. In this paper it is
aux−
aux−
aux+
aux−
(a) sequential
fork
join
aux−
aux−
aux−
aux−aux+
aux−
(b) concurrent
choice
mergemerge
aux−
aux−
aux−
aux+
aux−
aux−
(c) structural conflict
Fig. 5. Strategies for X core elimination.
assumed that all the STGs considered are consistent.1
An X core can be eliminated by inserting a transition of
an auxiliary internal signal aux, say aux+, somewhere in the
core to destroy it. To preserve the consistency of the STG,
the signal transition’s counterpart aux− must also be added
to the specification outside the core, in such a way that it is
neither concurrent with, nor in structural conflict with aux+
(otherwise the STG becomes inconsistent). Another restriction
is that an inserted signal transition cannot trigger an input
signal transition. A transition can be inserted either by splitting
an existing transition, or by inserting a transition concurrently
with existing transitions (see Table I).
Fig. 5 shows the insertion possibilities in typical cases in
STG specifications. X cores in sequence can be eliminated
in a one-hot manner as depicted in Fig. 5(a). Each X core
is eliminated by one signal transition, and its complement
is inserted outside the X core, preferably into another non-
adjacent one.2 An STG that has an X core in one of the
concurrent branches can also be tackled in a ‘one-hot’ way,
as shown in Fig. 5(b). Note that in order to preserve the
consistency the transition’s counterpart cannot be inserted
into the concurrent branch, but can be inserted before the
fork transition or after the join one. In a branch which is
in a structural conflict with another branch, the transition’s
counterparts must be inserted in the same branch somewhere
between the choice and the merge points, as shown in Fig. 5(c).
Obviously, the described cases do not cover all possible
situations or all possible insertions (e.g., a signal transition
can sometimes be inserted before the choice point or after the
merge point and its counterparts inserted into each branch,
etc.), but they give an idea how X cores can be eliminated.
For example, the core in Fig. 1(c) can be eliminated by
inserting a transition of a new signal, csc, somewhere in the
core, e.g., concurrently to e5 and e6 between e4 and e7, and
by inserting its complement outside the core, e.g., between e9
and e12. After transferring this signal into the STG, it satisfies
1The consistency of an STG can easily be checked during the process of
building its finite and complete prefix [11].
2The union of two adjacent X cores is usually an X conflict set which will
not be eliminated if both the transition and its counterpart are inserted into it.
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Fig. 6. Flip-flop insertion.
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.
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(b) complex
ff1
ff0
(c) implementation for (a)
ff1
ff0
(d) implementation for (b)
Fig. 7. Strategy for flip-flop insertion.
the CSC property. (Other ways of inserting a signal to resolve
the encoding conflict are also possible.)
Flip-flop insertion
The insertion of a pair of sequential signals, f f±0 and f f∓1 ,
in the STG corresponds to adding a pair of gates to the circuit
forming a flip-flop. It can play the role of a memory element
allowing the circuit to distinguish between the conflicting
states [4]. This type of insertion often results in simpler
logics compared to the usual signal insertion, and thus gives
the designer opportunities for potential improvements to the
circuit.
The flip-flop insertion is illustrated in Fig. 6. Formally, given
an STG Σ, one of its transitions t, and two disjoint sets of
places U 6= /0 and V such that U ∪V ⊆ •t, a flip-flop insertion
[U,V ] ≀≀ t is defined as the transformation which:
• removes from Σ the arcs (p, t) for all p ∈U ∪V ;
• adds to Σ two new places p′ and p′′ and two new
transitions t ′ and t ′′;
• adds to Σ the new arcs (p, t ′) for all p ∈U and (p, t ′′)
for all p ∈ V , and the arcs (t ′, p′), (p′, t ′′), (t ′′, p′′) and
(p′′, t).
We will write U ≀ ≀ t instead of [U, /0] ≀ ≀ t; in such a case
the transformation is called a simple flip-flop insertion, to
distinguish it from a complex flip-flop insertion [U,V ] ≀≀t where
V 6= /0.
Let t ′1, t ′′1 and t ′2, t ′′2 be the transitions added by a pair of
flip-flop insertions, and f f0 and f f1 be a pair of new internal
signals in the STG. If t ′1 and t ′′2 correspond to f f0 and have
the opposite signs, and t ′′1 and t ′2 correspond to f f1 and
have the opposite signs, then these flip-flop insertions are
0e 1e 2e 3e 4e
7e 9e
8e 10e
6e e11
lds+ff−0ff+1
5e ff+0 ff−1
lds+ d+ dtack+dsr+ ldtack+
lds−
dtack− dsr+
ldtack−
dsr− d−
(a) flip-flop insertion
ff0
ff1
dsr
lds
dtack
dldtack
(b) implementation
inputs: dsr,ldtack; outputs: lds,d,dtack; internal: ff0, ff1
Fig. 8. Example: flip-flop insertion.
complimentary. The complementary flip-flop insertions in the
simple and complex cases, together with the corresponding
implementations, are illustrated in Fig. 7 (note that additional
logic is sometimes needed at the inputs of the flip-flop, as well
as at the criss-cross inputs in the complex case).
A flip-flop insertion eliminating the core in Fig. 1(c) is
shown in Fig. 8. Such a transformation, in general, should
result in a complex flip-flop because f f−0 has an additional
trigger dsr+. However, due to the fact that dsr− is already
a trigger of f f +0 , the flip-flop does not need any additional
control logic: it is set by dsr and reset by ldtack. The resulting
implementation is depicted in Fig. 8(b).
C. Concurrency reduction
The concurrency reduction in the last part of Table I
introduces a new causal constraint in form of a new place
(with, perhaps, a token) between existing transitions. Formally,
given an Petri net Σ, a set of its transitions U 6= /0, its transition
t /∈U and n∈N, a concurrency reduction U n99K t is defined as
the transformation adding to Σ a new place p, which initially
has n tokens, the arc (u, p) for each transition u ∈U and the
arc (p, t). We will write U 99K t instead of U 099K t and u n99K t
instead of {u} n99K t. Note that concurrency reduction cannot
add new behaviour to the system — it can only restrict it.
Concurrency reduction removes some of the reachable states
of the STG and thus can be used for the resolution of encoding
conflicts. The elimination of conflict cores by concurrency
reduction involves the introduction of additional ordering
constraints, which fix some order of execution of concurrent
transitions. In an STG, a fork transition defines the starting
point of concurrency and a join transition defines the end
point. Existing transitions can be used to eliminate a core
by delaying the starting point or bringing forward the ending
point of concurrency. If there is an event concurrent to the
core, and a starting or ending point of concurrency is in
the core, then this event can be forced into the core by an
additional ordering constraint, thus destroying it. For example,
in Fig. 1(c), e9 is concurrent to some of the events in the core,
and the starting point of concurrency is in the core, so the
concurrency reduction shown by the dashed line in this figure
can be used to eliminate the core by ‘dragging’ e9 into it.
Two kinds of concurrency reduction based transformations
for core elimination are described below (where h is the
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Fig. 9. X core elimination by concurrency reduction.
mapping from the nodes of the prefix to the nodes of the
STG).
Forward concurrency reduction illustrated in Fig. 9(a)
performs the concurrency reduction h(EU )
n
99K h(g)
in the STG, where EU is a maximal (w.r.t. ⊂) set
of events outside the core which are in structural
conflict with each other and concurrent to g — an
event in the core. It is assumed that e is in the core
and either precedes g or is concurrent to g, and for
exactly one event f ∈ EU , e precedes f .
Backward concurrency reduction illustrated in Fig. 9(b)
works in a similar way, but the concurrency reduction
h(EU )
n
99K h( f ) is performed. It is assumed that e is
in the core, f is an event outside the core such that f
precedes e, EU is a maximal (w.r.t. ⊂) set of events
which are in structural conflict with each other and
concurrent to f , such that exactly one event g∈EU is
in the core, and g either precedes e or is concurrent
to e.
In both cases the core is destroyed by additional ordering
constraints ‘dragging’ f into the core.
The above two rules are illustrated by the examples in
Fig. 10, where they are applied to cores of types I and
II, respectively. In Fig. 10(a) instances of b+ and a− are
concurrent to the core. The forward concurrency reduction
b+ 99K e− can be applied, because b+ succeeds e+ and e−
succeeds e+. This ‘drags’ b+ into the core, destroying it. Note
that f is an input and hence must not be delayed, and so the
concurrency reductions b+ 99K f + and b+ 99K f− would be
invalid. The backward concurrency reductions e+ 99K a− and
f + 99K a− can also be applied to eliminate the conflict core,
because a− precedes e−, and both e+ and f + are in the core
and precede e−. Either of these reductions ‘drags’ a− into the
core, destroying it.
In Fig. 10(b) the type II core can be eliminated by backward
concurrency reduction, because d+ is concurrent to a+ and e+
in the core and precedes b+ in the core. The only events
in the core which either precede or are concurrent to b+
are a+ and e+, and either of them can be used to eliminate
the core. However, both reductions a+ 99K d+ and e+ 99K d+
f−
e−
e+
f+
b+
a−
d+
a+
c−
d−
c+b−
inputs: b,c,f ; outputs: a,d,e
forward reduction: b+ 99K e−
backward reductions:
e+ 99K a−; f + 99K a−
(a)
p
2
p
1
b+/1
b+ e+
c−
b−/1
a+
a−
e−
c+
d+
f+
d−
b−f−
p’’ p’
inputs: a,b,f ; outputs: c,d,e
backward reductions:
{a+,c+} 99K d+; {c+,e+} 99K d+
(b)
Fig. 10. Elimination of CSC cores.
are invalid, since they introduce deadlocks. (Note that these
transformations are ruled out by the maximality requirement in
the definition of a backward concurrency reduction.) Thus c+
should be involved, yielding the following two backward con-
currency reductions eliminating the core: {a+,c+} 99K d+ and
{c+,e+} 99K d+. Note that the reductions {a+,b+/1} 99K d+
and {b+/1,e+} 99K d+ do not eliminate the core, because d+
is ‘dragged’ into both branches of the core, and so the net
sum of signals in these two branches remains equal. (And our
backward concurrency reduction rule does not allow to use
these two transformations, since only one event from the set
EU is allowed to be in the core.)
D. Validity of transformations
The notion of validity for signal insertion is relatively
straightforward — one can justify such a transformation in
terms of weak bisimulation, which is well-studied. For a
concurrency reduction (or transformations in general), the
situation is more difficult: the original and transformed sys-
tems are typically not even language-equivalent; deadlocks
can disappear (e.g., the deadlocks in Dining Philosophers can
be eliminated by fixing the order in which forks are taken);
deadlocks can be introduced; transitions can become dead;
even the language inclusion may not hold (some transforma-
tions, e.g., converting a speed-independent circuit into a delay-
insensitive one [12] can increase the concurrency of inputs,
which in turn extends the language).
In [13] we propose an elegant bisimulation-style notion
which allows one to justify both reduction of concurrency
for outputs and increase of concurrency for inputs, as well
as signal insertion. We also propose there criteria which can
be applied to check the validity of a concurrency reduction.
E. Implementation
In our framework, encoding conflicts can be eliminated by
the introduction of auxiliary signals and concurrency reduc-
tions. A cost function was developed to heuristically select on
each iteration of the encoding conflict resolution process the
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best transformation. It has the form
cost
df
= α1 ·∆ω+α2 ·∆logic−α3 ·∆cores .
The first part of the cost function, ∆ω, estimates the
delay caused by a transformation. A delay model where
each transition of the STG is assigned an individual delay
is considered; e.g., input signals usually take longer to fire
than non-input ones, because they often denote the end of
a certain computation in the environment. (This delay model
is similar to that in [2].) It is quite crude, but it is hard to
significantly improve it, since the exact time behaviour is only
known after the circuit and its environment are synthesised.
In our experiments we assumed that the delay of input signal
transitions is 3 time units and the delay of output and internal
signal transitions is 1 time unit (these can easily be adjusted
by the designer).
The second part of the cost function, ∆logic, estimates the
increase in the complexity of the logic. The logic complexity
is estimated using the number of triggers of each non-input
signal z (i.e., signals whose firing can enable z), which can be
computed on the unfolding prefix. Note that all the triggers of z
are always in the support of the complex gate implementing z.
In addition to triggers, other signals, called context signals,
can also be in the support of z, so the estimate of logic
complexity based on triggers is also quite crude. However, the
context signals cannot be computed for z until all the encoding
conflicts for z are resolved.
The last part of the cost function, ∆cores, is the number of
cores eliminated by the transformation.
The parameters α1,2,3 ≥ 0 are given by the designer and
can be used to direct the heuristic search towards reducing the
delay inflicted by the transformation (α1 is large compared
with α2 and α3) or the estimated complexity of logic (α2 and
α3 are large compared with α1). (See [14] for more details.)
The resolution process involves finding an appropriate trans-
formation for the elimination of cores in the STG unfolding
prefix, as was explained earlier. The following steps are used
to resolve the encoding conflicts:
1) Construct an STG unfolding prefix.
2) Compute the cores and, if there are none, terminate.
3) Choose areas for transformation (the ‘highest peaks’
in the height map corresponding to the overlap of the
maximum number of cores are good candidates).
4) Compute valid transformations for the chosen areas and
sort them according to the cost function; if no valid
transformation is possible then
• change the transformation areas by including the
next highest peak and repeat step 4;
• otherwise manual intervention by the designer is
necessary; the progress might still be possible if the
designer relaxes some I/O constraints, uses timing
assumptions, etc.
5) Select the best according to the cost function transfor-
mation; if it is a signal insertion then the location for
insertion of the counterpart transition is also chosen.
6) Perform the selected transformation and continue with
step 1.
IV. CASE STUDY
In this section, three examples demonstrating the proposed
combined framework for the resolution of encoding conflicts
are discussed. The simulation times are obtained by the analog
simulation using the AMS-0.35µ CMOS technology. The ex-
amples were chosen having in mind the importance of finding
an optimal solution in terms of speed and area. These examples
are small-size controllers, where the cost of a wrong design
choice can be critical. This situation is different from large-
size controllers for data processing blocks, where alternative
approaches such as BALSA [15], structural methods [16] and
direct mapping [17] are used.
A. AD converter
The example shown in Fig. 11 is a part of the A/D converter
proposed in [18]. It contains two type I and three type II
CSC cores shown in Fig. 11(a). The valid transformations are
presented in the tables in Fig. 11(c,d), together with the values
of the three components of the cost function, the total number
of literals in the corresponding equations, and the worst-case
input-to-output delays. The equations for most interesting of
these solutions are shown in Fig. 11(e).
The events e3, e6, e11 and e13 comprise the highest peak, as
each of them belongs to four cores. They can be eliminated by
a forward concurrency reduction, since events e5 and e9 are
concurrent to the events in the peak and the concurrency starts
in the peak. The first four solutions in the table in Fig. 11(c)
eliminate all the cores in the peak, and the last one eliminates
only one core. Incidentally, the first four solutions eliminate
the remaining core as well, because the corresponding ordering
constraints also act as backward concurrency reductions.
The first solution introduces a large delay (e11 is delayed
by an input event e9) but no additional triggers (in fact, the
number of triggers of Lr is reduced, since Ar ceases to be its
trigger). As a result, this is a very area-efficient solution —
its literal count is just 11. The simulated worst-case input-to-
output delay for this solution is 1.1ns (Lam+ → Ar−→ Lr−).
However, it is somewhat misleading, since it does not take into
account that the introduced causal constraint indirectly delays
Laf− by the input event start−, which can be slow. The delay
penalty estimate in out cost function better reflects the real
situation.
The second solution does not delay e11 but introduces an
additional trigger to Lr−. As a result, its literal count, 14, is
larger than that for the first solution, but its delay estimate
in the cost function is better. The simulated worst-case input-
to-output delay for this solution is 1.2ns (Lam+ → Ar− →
Lr−). However, it is achieved not where the concurrency was
reduced. In fact, the delays in the paths Laf + → ready+ → Lr−
and Laf + → Ar− → Lr− are 1.0ns.
The third solution delays e6 by e5, and the fourth solution
delays e6 by e5 and e9; moreover, these two solutions introduce
an additional trigger to Ar (which already had three triggers),
and thus are inferior according to both our cost function and
the simulation results.
Alternatively, the encoding conflicts can be solved by in-
serting a transition of a new signal csc into the peak and its
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e3
e6
e1
e2
e4
e12
e19
e0
e11
e10 e7
e15
e17
e20
e13
e8
e14
e18
e5
e16
e9
ready+
start−
start+
ready−
Laf+
Ar−
Laf−
Ar+
Ad−
Ad+
Lr+
Ar−
Lam+
Lr−Ad−
Ar+
start+
Lr+
Ad+
Lam−
Lr−
(a) unfolding prefix with cores
e3
e6
e1
e2
e4
e12
e19
e0
e11
e10 e7 e8
e15
e14
e17
e20
e9
e5
e16
e18
e13
Laf+
Ar−
Ad−
Ad+
Lr+
Ar−
Lam+
Lr−
Lam−
Ad−
Ar+
start+
ready+
start−
start+
Lr+
ready−
Lr−
Laf−
Ad+
A1
A2
A3
A4
A0
Ar+
(b) height map
inputs: start,Lam,Laf ,Ad; outputs: ready,Lr,Ar; internal: csc
concurrency reduction
# causal constraint ∆ω; ∆logic; ∆cores lits delay
1 h(e9) 99K h(e11) 3; -1; -5 11 1.1ns
2 h(e5) 99K h(e11) 0; 2; -5 14 1.2ns
3 h(e5) 99K h(e6) 1; 2; -5 14 1.5ns
4 h(e9) 99K h(e6) 4; 2; -5 11 1.4ns
5 h(e10) 99K h(e11) 3; 0; -1 n/a n/a
(c) possible concurrency reductions
signal insertion
# phase 1 phase 2 ∆ω; ∆logic; ∆cores lits delay
6 h(e3)→
0
→ h(e11) ≀h(e16) 1; 3; -5 16 1.2ns
7 h(e3)≀ ≀h(e16) 3; 2; -5 15 1.5ns
8 ≀h(e6) ≀h(e16) 2; 3; -5 16 1.2ns
9 ≀h(e11) ≀h(e16) 2; 4; -5 15 1.3ns
10 h(e3)≀ h(e9)≀ 3; 3; -5 18 1.5ns
11 h(e3)≀ h(e5)→
0
→ h(e16) 2; 4; -5 20 1.6ns
(d) possible signal insertions
[ready] = Laf
[Lr] = start ·Ad ·Ar+
Laf · (Ar+ start)
[Ar] = Lam ·Laf · (Ar+Ad)
equations for solution 1
[ready] = start · ready+Laf
[Lr] = start ·Ad · ready ·Ar+
Laf · (Ar+ ready)
[Ar] = Lam ·Laf · (Ar+Ad)
equations for solution 2
[ready] = Laf+ csc
[Lr] = start ·Ad ·Ar · csc+
Laf · (csc+Ar)
[Ar] = Lam ·Laf · (Ar+Ad)
[csc] = start · csc+Laf
equations for solution 6
[ready] = csc
[Lr] = Ar · (start · csc ·Ad+Laf)
[Ar] = Lam ·Laf · (Ar+Ad)+
Laf · csc
[csc] = start · csc+Laf
equations for solution 7
[ready] = Laf+ csc
[Lr] = csc · (start ·Ar ·Ad+Laf)
[Ar] = Lam ·Laf · (Ar+Ad)
[csc] = start · csc+Laf ·Ar
equations for solution 9
(e) selected equations corresponding to valid transformations
Fig. 11. Top level of the A/D converter.
counterpart outside the cores belonging to the peak, preserving
the consistency and ensuring that the cores are destroyed.
Recall that input signal transitions must not be delayed by
newly inserted transitions, i.e., in the peak the transition of
csc must not delay e3 and e13. Then the parts of the prefix
which are concurrent to or in structural conflict with the
inserted transition are faded out, as the consistency would be
violated if the counterpart transition of csc is inserted there.
At the same time, one can try to eliminate the remaining core
{e5,e9,e16,e18}. The signal insertion solutions are presented
in the table in Fig. 11(d).
Solution 6 introduces the smallest (among all signal inser-
tions) delay (only ready− is delayed), and its literal count
is 16. Its worst-case input-to-output delay is 1.2ns (Lam+ →
Ar− → Lr−), but it is achieved not in the branch where csc
was inserted; the delays in the paths start−→ csc−→ ready−
and Laf− → csc− → ready− are just 0.7ns.
Solution 7 has the smallest (among all signal insertions) es-
timated logic complexity, but quite a large delay (the insertion
delays ready+, Ar− and ready−). Its literal count is 15 and
the worst-case input-to-output delay is 1.5ns (Laf + → csc+ →
Ar− → Lr−).
Solution 8 has the literal count 16 and the worst-case input-
to-output delay of 1.2ns, which is as good as the delay of
solution 6. However, unlike the worst-case delay in solution
6, it is achieved in the path Laf− → csc+ → Ar− → Lr−,
i.e., where csc was inserted.
Solutions 10 and 11 are inferior to other solutions in the
table, which is in good agreement with our cost function. How-
ever, the literal count of solution 9 (which is also PETRIFY’s
solution) is 15, which is lower than our cost function suggests
— in fact, it is equal to that of solution 7. This shows that
our cost function is not perfect, since it uses quite a rough
estimate of complexity, not taking the context signals into
account. However, it worked well in the other cases and it
is not trivial to significantly improve it without introducing
a considerable time overhead. The worst-case input-to-output
delay for this solution is 1.3ns (Laf + → Ar−→ csc+ → Lr−).
Note that our combined framework explored quite a large
design space and produced a wide range of solutions, allowing
the designer to exploit the speed/area tradeoff and make an
informed choice about which of them is the most appropriate
for a given application (or allow the tool to chose the trans-
formation using the cost function).
B. Toggle
Toggle is one of the key elements of self-timed mi-
cropipeline controllers [19]. The STG of a toggle element is
shown in Fig. 12(a). It responds to each even (respectively,
odd) transition on input x with a transition on output y1 (re-
spectively, y2). The STG satisfies the USC and CSC properties,
but violates the normalcy property and therefore it cannot be
implemented as a logic circuit build from monotonic gates.
The normalcy violation is caused by contradictory hypotheses
for y1 and y2 as shown in Fig. 12(b). The signals y1 and y2
are neither p-normal nor n-normal, e.g., y+1 is triggered by x−
(this suggest that y1 is not p-normal) and y−1 is triggered by
x−/1 (this suggest that y1 is not n-normal).
These violations can be resolved by introducing a new
internal signal n0, e.g., consistent hypotheses that y1 and y2
are n-normal can be made after inserting n+0 before y
−
1 and
n−0 before y
+
2 . (Note that consistent trigger-based hypotheses
about n-normalcy of the newly inserted signal n0 can also be
made.) However, the verification of the hypotheses produces
n-normalcy cores for both y1 and y2 shown separately in
Fig. 12(c). These cores can be eliminated by the insertion of
additional signals as illustrated in this figure.
The resulting circuit is shown in Fig. 12(e); note that
none of its gates has input inverters. However, this solution
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x+
y −2
x+/1
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(b) contradictory hypotheses
y +2
e6
e5
e1
y +1 e2
e3
e4n −0
e7n +0
y −2
y −1
e10
e9
e8
n +1
n −1
x−
x+
x−
x+
e6
e5
e1
e2
e3
e4
e7
y −2
y −1
e10
e9
e8
y +1
n −0
y +2
n +0
n +2
n −2
x−
x+
x−
x+
(c) solution 1
y +2
e2
e5
e4
e3
e1
y −2
y −1
e8
e7
e6
n −0n +1
n −1
n +0
x+
x−
y +1
x−
x+
e11
e7
y −1 e10
y +2 e6
n −0
e4
e1
n −1
n +0
e5
e2
e3
n +1
e8
e9
y −2 e12
n +2n −3
n +3
n −2
x−
1y +
x+
x+
x−
(d) solution 2
y2
y1
n1
n2
n0
x
(e) implementation for (c)
n3
n1
n2 y2
y1
n0
x
(f) implementation for (d)
Fig. 12. Toggle element.
is asymmetric and contains large gates. A symmetric circuit
with simpler gates can be obtained by using different signals
to resolve the contradictory hypotheses about the normalcy
types of y1 and y2, as illustrated in Fig. 12(d). The consistent
hypotheses that y1 is n-normal can be made after inserting
n−1 before y
+
1 and n
+
1 before y
−
1 as shown in the first part of
Fig. 12(d). However, the hypotheses about the normalcy type
of n1 are contradictory. To make consistent hypotheses that
n1 is n-normal, another signal, n0, is inserted, as shown in
this figure. The contradictory triggers for y2 are resolved in a
similar way, as shown in the second part of Fig. 12(d), and
the resulting circuit is shown in Fig. 12(f).
The equations for the former solution contain 11 literals
compared with 14 literals for the latter solution. This is due
to the fact that the former uses three internal signal to resolve
the normalcy violation and the latter four internal signals.
However, the performance in terms of latency is better for
the symmetric solution. The wort-case input-to-output delay
of the asymmetric solution is 0.65ns (x− → n+0 → n+1 → y−1 )
compared with the worst-case delay of 0.52ns of the symmetric
solution (x− → n−1 → y+1 ).
C. D-element
The STG of a handshake decoupling D-element [20], [21]
is shown in Fig. 13(a). It controls two handshakes, where one
handshake initiates the other. The first handshake waits for
the other to complete. Then, the first handshake completes,
and the cycle is repeated.
The initial STG has a CSC conflict, resulting in a CSC
core shown in Fig. 13(b,d). The conflict occurs because the
encodings before and after the execution of the second hand-
shake (r+2 → a+2 → r−2 → a−2 ) are equal. Two types of insertion
are considered. In the first case, a single signal insertion is
applied, and in the second case, a flip-flop insertion is used.
In both cases auxiliary signals are inserted either sequentially
or concurrently. The concurrent insertion is performed in order
to achieve lower latency, because it does not delay any output
signals.
The sequential insertions of csc+ before r−2 and csc− before
a−1 (where the former transformation is performed inside the
core and the latter is outside the core) are illustrated in the
first part of Fig. 13(b). Note that input signals must not be
delayed by the internal signal and thus this is the only possible
valid fully sequential insertion of csc (up to the signs of in-
serted transitions). These transformation introduce inconsistent
normalcy type hypotheses for a1 and csc: the signal a1 has
negative triggers for both a+1 and a
−
1 , and the signal csc has
positive triggers for both csc+ and csc−, which makes a1
and csc neither p-normal nor n-normal. Similarly, reversing
the polarity of the instances of csc introduces inconsistent
normalcy type hypotheses for r2 and csc.
The concurrent insertion r+2 →→ r
−
2 adds csc+ inside the
core concurrently to a+2 , the concurrent insertion a
+
1 →→ a
−
1
adds csc− outside the core, concurrently to r−1 , as shown in
Fig. 13(b). Note that there is no other locations to insert csc
concurrently. In this transformation the normalcy type hy-
potheses for a1 and csc are also inconsistent. The reversing of
the polarities of the inserted signal transitions also introduces
inconsistent normalcy type hypotheses for r2 and csc.
In both sequential and concurrent transformations, the nor-
malcy is violated due to the inconsistent polarity of triggers.
This is reflected in the existence of input inverters in the
implementation of these solutions in Fig. 13(c). The sequential
solution has somewhat simpler logic (7 literals) compared with
the concurrent solution (13 literals). The sequential solution
has two transition delays between two adjacent input transi-
tions, whereas the concurrent solution has only one transition
delay. The maximum input-to-output delay in the sequential
solution is 0.54ns (r+1 → csc− → a−1 ), and in the concurrent
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Fig. 13. D-element.
solution it is 0.65ns (a−2 → a+1 ).
The sequential and concurrent flip-flop insertions are shown
in Fig. 13(d), and the corresponding implementations are
shown in Fig. 13(e). Note that the sequential solution produces
an n-normal STG, which is reflected in the absence of input
inverters in the implementation. The concurrent flip-flop inser-
tion yields an STG for which the normalcy type hypotheses are
consistent. However, the verification of hypotheses shows that
the STG is not normal, e.g., the n-normalcy core {a+2 ,r
−
2 ,a
−
2 }
shows that r2 is not n-normal, as the hypotheses based on
its triggers suggest. (Normalcy is also violated for a1.) Thus
additional inverters are needed in the implementation, as
shown in Fig. 13(e). The equations for the sequential and
concurrent solutions have 8 and 14 literals, respectively. The
sequential solution has three transition delays between two
adjacent input transitions, whereas the concurrent solution has
only one transition delay but its logic is more complex. The
maximum input-to-output delay in the former is 0.43ns (r+1 →
f f−1 → f f +0 → a−1 ), and in the latter it is 0.56ns (r−1 → r+2 ).
This example shows that the concurrent insertion, although
not delaying output signals, may produce slower and larger
circuits compared with the sequential insertion (which delays
output signals). This is caused by complex logic, derived from
an increased combination of reachable signal values leaving
less room for Boolean minimisation. The sequential flip-flop
insertion offers a good solution in terms of size and latency.
Additionally, it consists of monotonic, simple and negative
gates.
V. CONCLUSION AND FUTURE WORK
A framework for the interactive resolution of a wide class
of encoding conflicts in STG unfoldings has been presented.
It explores a larger design space and allows the designer to
exploit the area/delay tradeoff, which is crucial in synthesis
of controllers. Encoding conflicts are represented by means
of cores, which are sets of transitions ‘causing’ them. The
advantage of using cores is that only those parts of STGs
which cause encoding conflicts, rather than the complete list
of encoding conflicts, are considered. Since the number of
cores is usually much smaller than the number of encoding
conflicts, this approach reduces the amount of information to
be analysed.
The future work will be focused on the following issues:
• improving the cost function;
• performing the transformations directly on the unfolding
prefix rather than the STG whenever possible, in order to
reduce the number of runs of the unfolding algorithm.
• extending the framework by including timing assumption
for the resolution of encoding conflicts, which can be
derived from the transformations based on concurrency
reduction.
• extending the described technique to logic decomposition
and technology mapping.
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